A Graph-based Framework for High-level Test Synthesis
نویسندگان
چکیده
Improving testability during the early stages of High-level synthesis has several advantages including reduced test hardware overhead and design iterations. Recently, BIST techniques have changed their way from traditional DFT to modern SFT approach. In this paper, we present a novel flexible register allocation method for digital circuits, which is based on considering testability parameters as weights of register compatibility graph and weighted graph maximum clique algorithm in which during the synthesis, testability considerations impact on register allocation.
منابع مشابه
An efficient CAD tool for High-Level Synthesis of VLSI digital transformers
Digital transformers are considered as one of the digital circuits being widely used in signal and data processing systems, audio and video processing, medical signal processing as well as telecommunication systems. Transforms such as Discrete Cosine Transform (DCT), Discrete Wavelet Transform (DWT) and Fast Fourier Transform (FFT) are among the ones being commonly used in this area. As an illu...
متن کاملFabrication of cu based metal-organic framework / graphene Nanocomposite and study electrochemical performance in supercapacitors
High conductivity and high level of electrolyte availability are the main requirements of active materials used in supercapacitors (SCs) to achieve high electrochemical efficiency. In recent years, metal-organic frameworks (MOFs) have been used as electrode materials for SCs due to their suitability of porosity and high surface area. However, using single-component MOFs in supercapacitors resul...
متن کاملA synthesis-for-transparency approach for hierarchical and system-on-a-chip test
Test data propagation through modules and test vector translation are two major challenges encountered in hierarchical testing. We propose a new synthesis-for-test approach in which multiplexers are embedded in the behavioral models of the various modules constituting a hierarchical system. This approach can also be applied to system-on-a-chip designs in which synthesizable models are available...
متن کاملSynthesis Of Transparent Circuits For Hierarchical An System-On-A-Chip Test
We propose a synthesis for test approach in which multiplexers are embedded in the behavioral models of the various modules constituting a hierarchical system. This approach can also be applied to system-on-a-chip designs in which synthesizable models are available for the embedded cores. The embedded multiplexers provide complete, single-cycle transparency, thereby offering a straightforward y...
متن کاملTransformational Design of Digital Systems Related to Graph Rewriting
Abstract. For high-level synthesis transformational design is a promising design methodology which combines correctness by construction and interactive design. In this design methodology the design steps are behaviour preserving transformations of one design representation into another. Because of the importance of visualisation of design-information several kinds of graphs are used as design r...
متن کامل